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Abstract. The biennial mini-symposium “Parallel computing with FPGAs” brings 
together research on applications and tools fostering the use of field programmable 
gate arrays. Key aspects are the efficiency, programmability, scalability and 
portability of high-level synthesis languages and tools. In particular this year’s 
contributions present productivity and programmability results of using HLS 
languages OpenCL, OmpSs, MATLAB/Octave, OpenSPL and Vivado HLS.  The 
current state and future challenges of HLS within the FPGA landscape is covered 
in a special keynote on bridging the gap between software and hardware designers. 
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1. Introduction 
The biennial mini-symposium “parallel computing with FPGAs” focuses on 
applications and tools fostering the use of field programmable gate arrays. Since the 
last ParaFPGA event in 2015 we have seen a number of milestones which characterize 
the mainstream adoption of this technology in high-performance computing. First, the 
merger of Altera with Intel promises a much larger integration of the programmable 
logic within the conventional processor die. In particular the support for a uniformly 
shared address space, cache coherency and a fast low latency processor interconnect 
will stimulate the development of applications on and beyond the streaming 
paradigm [1]. Second, the rapid development cycle and the maintenance of the 
development platform will be enhanced by cloud services such as Amazon EC2 and 
others [2]. Third, after the design and exploration of a myriad of a high-level synthesis 
systems and tools, there is a growing support for a common language such as OpenCL 
both in academia and industry. While this bridges the language gap between 
programming a GPU or an FPGA accelerator, performance optimizations for both 
accelerators are vastly different [3]. 
2. Exploring HLS languages 
Two contributions of this mini-symposium use OpenCL for programming FPGAs. 
Paulino et al. [4] converted the domain specific language, MATLAB/Octave, into 
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OpenCL and applied five optimizations to create or improve pipelining, vectorization, 
function inlining and memory partitioning. Hosseinabady et al. [5] show how to 
optimize a memory-bound application, the calculation of an image histogram, by 
systematically reducing the initiation interval, a performance metric of pipelined loops. 
The authors also illustrate that irregular memory access and the ensuing load 
distribution favors the use of FPGAs over GPUs. 
Depending on the hardware environment or the application, other software 
programming approaches may become useful and productive. A case in point arises 
when an application is targeted for a GPU, an FPGA or a combination of both 
accelerators. The programming environment OmpSs supports both GPU and FPGA 
kernels. In [6] a blocked matrix multiplication is targeted both for GPUs and FPGAs 
using the OpenMP pragma “target device”. The kernel of the algorithm is generated for 
the FPGA using the Vivado HLS compiler and for the GPU using CUDA cores. The 
advantage of this approach is portability and scalability with minimal software 
modification. 
In the I/O data path as well as in the core of an application low latency access to 
the data is of paramount importance for the performance. Most HLS languages present 
pragmas for the organization of parallel memory channels and a single cycle based 
streaming access of multidimensional arrays. For less common access patterns, the 
parallel data access may be automated by using the spatial programming paradigm of 
OpenSPL [7], a language which separates the control and data paths of the application. 
In Janson et al. [8], access to the data stencil of the Wilson Dirac operator has been 
described using the data flow operators of OpenSPL. The result compares favorably 
with existing implementations based on OpenCL. 
3. Conclusion 
The contributions of the mini-symposium reflect the state of the art in parallel 
programming with FPGAs. Despite the manifest progress, several stumbling blocks but 
also exciting challenges lie ahead on the road to this maturing field of research. These 
involve not only improving the programmability and resource usage of today's FPGAs, 
but also taking into account the implications of emerging technologies. Christian Pilato 
presents a comprehensive overview of the present status, open challenges and future 
research topics in the keynote paper “Bridging the Gap between Software and 
Hardware Designers using High-Level Synthesis” [9]. It is clear that the raised 
abstraction level in high-level synthesis should not obfuscate the hardware parameters 
which are essential to optimize the performance of the program being synthesized. 
Therefore the challenge remains to maintain a balance between managing the growing 
complexity of the memory hierarchy, the algorithmic core and the HLS productivity 
and performance. 
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